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Lithography is the key technology driver in semiconductor manufacturing. In
lithography, the most important variable to be controlled is the critical dimension
(CD) uniformity. As transistor dimension continues to scale down, lithography pro-
cess equipment and materials are stretched towards their limits, thus making the
process very sensitive to even small perturbations of process conditions. Advanced
control, process/equipment modeling and metrology are widely believed to be the
enabling technology needed to enhance CD uniformity in lithography. In this the-
sis, the application of advanced process control (APC) techniques, new equipment
design and sensing technology for the processes in the lithography sequence are
investigated to meet the stringent requirement of CD uniformity control.
As the final CD value is very sensitive to the wafer temperature during the
thermal processing steps in lithography, it is important to control the wafer spatial
temperature uniformity for enhancing the CD uniformity. Based on the detailed
thermal model of baking process and the real-time measurement of bake-plate
temperature, an in-situ approach is developed to estimate and control the wafer
temperature. Using the proposed approach, the wafer spatial temperature uni-
vii
formity during the entire thermal cycle can be improved more than 80% when
compared to the existing methods.
Although the wafer temperature uniformity was successfully improved by the
proposed advanced control technique, the performance gain is ultimately limited by
the inherent drawbacks of the conventional hot plate. To overcome this limitation,
a new programmable integrated bake/chill thermal processing module is designed
and implemented. By employing a set of thermoelectric devices (TEDs), resistance
temperature detectors (RTDs) and model-based control method, the spatial wafer
temperature non-uniformity can be well-controlled during the transient and steady-
state period of thermal cycle respectively.
In real-time process control system, CD metrology is also critical in enabling
the application of APC in lithography. Hence in this thesis, we investigated the
CD metrology offered by scatterometer. For the very small CD value measurement
using scatterometer, the beam size effect on the measurement result is not ne-
glectable. Based on the direct beam size measurement method in a spectroscopic
ellipsometry setup, the ray path of the scatterometer is numerically calculated
for different beam sizes. The analysis shows that both the average optical path
lengths and the optical path length differences are sensitive to the focus beam size.
Experimental results also show that the difference in beam size led to different
ellipsometric measurement results for both uniform film and patterned wafer.
viii
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Lithography has been extensively used in the manufacturing process of Very Large
Scaled Integrated (VLSI) circuit and Micro-electromechanical system (MEMS) [1]-
[3]. In semiconductor manufacturing, lithography alone takes up about 40% to
50% of the total wafer-processing time [4] and accounts for 30% to 35% of the
chip manufacturing cost [5, 6]. The demand for faster and larger scale integrated
circuits (IC) has pushed the continuing down-scaling of the transistors printed on
the silicon wafer. As a result, the IC production equipments and materials are
stretched towards their limits and the lithography process is seen as the key driver
in feature shrinkage.
Figure 1.1 shows a typical lithography sequence [7]. This sequence of opera-
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Figure 1.1. Typical steps in the lithography sequence [7].
tions begins with a priming step to promote adhesion of the polymer photoresist
material to the substrate. The solvent is evaporated from the photoresist by a
soft-bake process. In the exposure step, the resist-coated substrate is exposed to
project the desired patterns from the photomask to the resist film. After patterning
with deep ultraviolet (DUV) radiation, a post-exposure bake (PEB) is performed
to stimulate the chemical reaction that alters the resist solubility of the exposed
areas. A subsequent chemical development step then removes the exposed/reacted
photoresist material while keeps the non-exposed areas in place (or vice versa for
negative resists). The developed resist is then baked to promote etching stability.
In a typical IC fabrication process, these steps could be repeated up to 30 times [7].
The accuracy of circuit patterns generated by the lithography process is assessed
by critical dimension (CD) or line-width of the patterned feature on the photoresist.
2
Both gate delay and drive current are proportional to the inverse of the gate length
which is determined by CD. It is estimated that 1nm variation in channel CD is
equivalent to 1MHz chip-speed variation, and is thus worth about US$7.50 in the
chip’s unit selling price [8]. Yu et al. [9] have concluded that CD variation is
mostly attributed to the lithography step, rather than the other process steps. It
is therefore of great importance to precisely control and monitor the dimensions of
these resist features in lithography, as these features that determine the dimensions
of the actual device features may be reworked upon detecting a deviation from the
process specification [10].
Table 1.1 shows the lithography technology node as outlined by the Inter-
national Technology Roadmap for Semiconductors (ITRS) [11]. A 20% to 30%
shrinkage in CD value is projected every two or three years. The drive towards
smaller device geometries has placed much tighter control limits on the various
semiconductor manufacturing processes. As the industry transitions to sub-100
nm, maintaining adequate and affordable lithographic process latitude becomes an
increasingly challenging and difficult task.
Table 1.1. Lithography technology requirements
Year of Production 2007 2009 2011 2013 2015 2017
DRAM 1/2 pitch (Linewidth) (nm) 65 50 40 32 25 20
CD control (3 sigma) (nm) 6.6 5.3 4.2 3.3 2.6 2.1
PEB Sensitivity (nm/◦C) 1.75 1.5 1.5 1 1 1
The application of advanced process control (APC) methodology has been in-
creasingly utilized in recent years to enable the lithography process to print smaller
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devices [12]- [14]. However, the APC method alone can not meet the stringent
CD uniformity requirements because of the inherent drawbacks of the traditional
equipments and lack of real-time sensing technology.
Thermal processing system in lithography is conventionally designed with large
thermal mass and sluggish dynamics so that it is robust to large temperature
fluctuations and loading effects, and demonstrate good long-term stability. These
advantages however become shortcomings in terms of process control and achiev-
able performance when tight tolerances must be maintained. Although advanced
control can be used to improve performance [15]- [18], it has been shown that
the conventional hotplate design has poor controllability [19] due to its inherent
sluggish dynamic response and that ultimately limits the achievable performance.
Moreover, to achieve demanding CD control tolerances, the process parameters
need to be real-time adjusted based on in-situ sensors monitoring the conditions
of the process [12]. The lack of in-situ metrology has become a major bottle-neck
to meet the more and more stringent requirements [11].
Consequently, the prossing control system in lithography requires careful con-
sideration, including advanced process control techniques, equipment design and
process monitoring. In this thesis we will investigate the application of APC,
new equipment design and sensing technology for the processes in the lithography
sequence.
(A) Process Control & Equipment Design
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As shown in Figure 1.1, the lithography sequence includes numerous baking
steps such as the soft bake, post-exposure bake and post-develop bake [20]. In
some cases, additional bake steps are employed. Each of these baking steps serve
different roles in transferring latent image into the substrate. To meet the strin-
gent CD control specification, temperature uniformity is critical in photoresist
processing, and the most important or temperature sensitive step is post-exposure
bake among all of the bake steps in lithography [21]. Zhang et al. [22] showed
that the CD variation reduction of 40% can be realized by employing advanced
thermal processing system and control method in PEB step. Ho et al. [23] also
demonstrated that real-time control of the PEB temperature to give nonuniform
temperature distribution across the wafer can reduce CD nonuniformity to as small
as 1nm across the wafer. Masahide et al. [24] further verified that the resist pat-
tern CD uniformity improvement through PEB control can contribute to device
performance improvement. It was reported that the temperature variation in PEB
step can results in more than 10% of target CD [25]. For every degree variation
in wafer temperature uniformity during the baking process, CD can vary by as
much as 20nm [26]. Parker and Renken [21] list the temperature specifications
for resist processing steps which include a uniformity requirement of 0.12◦C for
DUV PEB. A number of recent investigations also show the importance of proper
temperature uniformity, during both transient and steady-state conditions, in sig-
nificantly enhancing the CD uniformity across the wafer [27]- [32]. According to
the ITRS lithography report [11], the post-exposure bake resist sensitivity to tem-
perature will be more stringent for each new lithography generation as depicted in
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Table 1.1. By the year 2013, the post-exposure bake resist sensitivity is expected
to be 1nm/◦C, making temperature control even more critical. One approach is to
make less temperature sensitive resist materials. Our approach is to apply control
and signal processing technologies together with equipment design to reduce wafer
temperature variation. With precise temperature control, existing resists can be
used for future technology nodes.
The conventional PEB step is conducted by transferring the cold wafer to the
hot bake-plate where it is baked at a temperature typically between 70◦C and
150◦C for a time period between 60s and 90s. The heated wafer is then me-
chanically transferred to a chill-plate where it is cooled to a temperature between
18◦C and 30◦C [33]. Even with state-of-the-art wafer tracks, the across-wafer PEB
temperature range can be as much as 9◦C during the heating and cooling tran-
sient and 0.7◦C during the steady-state [29]. While better performance has been
recorded [34]- [37], it is very difficult to achieve good uniformity, especially during
the transient phase, due to the lack of temperature control during wafer transport,
heating and cooling transients. Our objective is to provide an effective control
method to improve the dynamic performance of the wafer temperature the baking
process using conventional bake-plate.
As discussed previously, the application of advanced control algorithm alone
is not sufficient to meet the stringent CD uniformity requirement. The poor con-
trollability of the conventional hotplate design ultimately limits the achievable
performance of APC method. Other disadvantages of the hot plates include un-
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controlled and non-uniform temperature fluctuation during the mechanical transfer
of the substrates from the bake plate to chill plate, and spatial temperature non-
uniformities during the entire thermal cycle [13], [38]. The lacking of a real-time,
distributed and closed-loop temperature control method in the conventional hot
plate is a source of process error in the lithography chain. Our objective is to design
a new thermal processing system to achieve rapid dynamic temperature response
and minimize the temperature nonuniformity during the transfer from heating to
cooling process by real-time wafer temperature control method.
(B) Integrated Metrology
Real-time process control requires in-situ measurement. CD metrology plays a
key role enabling productivity gains made through APC in lithography. The con-
tinuing decreasing of CD size has also led to smaller process control windows that
drive a need for higher precision metrology to maintain an acceptable precision-
to-tolerance ratio. According to the metrology report of ITRS [11], the next gen-
eration lithographic technology requires advances in the area of metrology for CD
measurement.
Various techniques have been both proposed and implemented for these pur-
poses. Among them, scatterometry is considered as an ideal candidate for in-situ
process monitoring. The optical instrument can be made small enough to fit in
the space of the bake module on a wafer track, enabling a true wafer-by-wafer
metrology scheme. Furthermore, the quality (full profile versus top-town view)
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and quantity (accuracy, precision, and throughput) of the collected data under-
score its clear advantage for inline application [39].
Scatterometry is based on the reconstruction of the index of refraction grat-
ing profile from its optical diffraction responses. Single-wavelength variable-angle
reflectometer is the first optical configuration used on commercial scatterometry
systems [40]. The system shines a beam of light perpendicular to the direction of
the grating lines, and analyzes the reflectance from the grating at multiple angles
of incidence.
Figure 1.2. Single wavelength, variable angle reflectometer
Figure 1.2 illustrates a typical single-wavelength variable-angle reflectometer
system. A laser light source directs single-wavelength light on the sample structure
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after passing a polarizer. Depending on the grating pitch and the light wavelength,
there can be multiple orders of diffraction from the grating (which are not drawn
in the figure), but only the zeroth-order of diffracted light is collected by the detec-
tor. When the angle of incidence is varied, the detector angle varies accordingly.
Therefore, this configuration is also called 2− θ scatterometry.
Since a laser source can be used for 2 − θ scatterometry, its optical setup is
relatively easy compared to configurations with broadband light sources, and the
signal to noise ratio can be quite high. The key drawback of the 2−θ scatterometry
configuration is also due to its single-wavelength light source. For most of the grat-
ing structures, the sensitive wavelength range can vary from UV to IR depending
on the structure, and very often it does not cover the wavelength of the 2− θ scat-
terometry light source. Furthermore, it is unable to distinguish neighboring film
stacks with similar refractive indices at the measurement wavelength. The other
disadvantage is that only the intensity of the reflectance signal is obtained, which
may contain less profile information than those systems such as the ellipsometer
that can also get phase information from the reflectance.
In contrast to variable-angle scatterometry, Niu et al. [41] proposed a spec-
ular spectroscopic scatterometry, which makes use of the existing spectroscopic
ellipsometry (SE) equipment to measure intensity and phase of the zeroth-order
diffraction at a fixed incident angle and multiple wavelengths. This type of infor-
mation, coupled with a very efficient rigorous coupled-wave analysis (RCWA) [42]
implementation, seems to be adequate for detailed reconstruction of the profiles of
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periodic gratings.
Spectroscopic ellipsometry is a surface analytical technique that provides the
reflected light amplitude and phase information through measurement of states
of polarization of the reflected light. This technique is widely used in thin film
analysis [43]- [46] due to its ability to provide easily conducted nondestructive
measurements without the need for vacuum environments. It has been established
that the measured ellipsometric signal will vary according to the probing light beam
size and its collimation under the presence of optical inhomogeneity in the film [46].
Thus, using the specular spectroscopic scatterometry to measure photoresist layer
thickness and CD value, the beam size effect of the ellipsometer must be taken into
consideration.
1.2 Contributions
In this thesis, advanced process control, equipment design and metrology design
are applied to the lithography sequence. The thesis contributions are summarized
as follows.
(A) Real-time Spatial Wafer Temperature Control
As discussed in section 1.1, the wafer temperature spatial uniformity, in both
transient and steady-state phase, plays an important role in final CD uniformity.
A real-time wafer temperature control method is thus proposed to minimize tem-
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perature nonuniformity in the whole heating process and improve the dynamic per-
formance of the wafer temperature. To control the wafer temperature uniformity,
we developed a detailed simulation model based on first principle heat transfer
analysis of the system. By adopting the model, the average air-gap thickness be-
tween the bake-plate and wafer in each of the heating zones can be extracted and
consequently the wafer temperature can be estimated online. Experimental result
shows that the estimated wafer warpage and temperature are accurate, with which
the wafer temperature nonuniformity can be controlled in real time.
Comparing to the steady-state wafer temperature control approach [47], the
proposed real-time control approach takes the dynamic properties of the system
into consideration. A detailed physical model of the thermal system is first devel-
oped with unknown air-gap thickness. Next, by monitoring the bake-plate temper-
ature and fitting these data into the model, the air-gap thickness can be estimated
and the wafer temperature can be calculated and controlled in real-time. This is
useful as production wafers usually do not have temperature sensors embedded
on it, these bake-plates are usually calibrated based on test wafers with embed-
ded sensors. However, as processes are subjected to process drifts, disturbances,
and wafer warpages, real-time correction of the bake-plate temperatures to achieve
uniform wafer temperature is not possible in current baking systems. Any correc-
tion is done based on run-to-run control techniques which depend on the sampling
frequency of the wafers. The approach is real-time and can correct for any vari-
ations in the desired wafer temperature performance during both transient and
steady-state phase.
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The proposed approach is applied to a conventional multi-zone thermal pro-
cessing system, where the root mean square (RMS) of temperature nonuniformity
in the entire thermal cycle was improved by more than 80%. The profile of the
warped wafer can also be estimated from the extracted air-gap thickness during
the steady-state phase.
(B) Design and Implementation of Programmable Integrated Bake/Chill
System
The real-time spatial wafer temperature control method provides an effective
way to improve wafer transient temperature uniformity. However, the achievable
performance gain is ultimately limited by the drawbacks of the conventional baking
system. Firstly, the wafer dynamic response is constrained by the inherent sluggish
dynamic of the bake plate due to its large thermal mass. Secondly, the mechanical
wafer transfer from hot plate to chill plate results in the uncontrollable wafer
temperature fluctuations.
To solve the above mentioned problems, we developed a novel design of bake/chill
integrated thermal processing module to achieve rapid dynamic response and good
wafer temperature controllability throughout the entire processing temperature cy-
cle of ramp, hold and quench in lithography. The system integrates the baking and
chilling processes of the lithography sequence, and thus eliminates the undesirable
and uncontrollable temperature fluctuations during the substrate transfer process.
Moreover, the system is also physically compact and easy to implement.
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In the designed bake/chill integrated thermal processing module, a set of ther-
moelectric devices (TEDs) are employed as the main mode of heat transfer. The
TEDs can provide rapid distributing heating to the substrate for facilitating uni-
formity and transient temperature control. Besides, the TEDs are also used to
provide active cooling for chilling the substrate to a temperature suitable for sub-
sequent processing steps. In the designed module, the resistance temperature de-
tectors (RTDs) are embedded in the proximity pins to provide in-situ temperature
measurement.
The proposed module is analyzed via first principle heat transfer analysis and
backed up by experimental validation. By adopting a new proposed model based
feedback control algorithm, the temperature difference between the feedback points
can be minimized to less than 0.1◦C in the entire thermal process. In addition, the
wafer spatial temperature nonuniformity can be well-controlled within the range
of ±0.3◦C and ±0.1◦C during the transient and steady-state phase respectively.
(C) Investigation of Beam Size Effect on Scatterometer Measurement
As discussed in section 1.1, scatterometer, which makes use of the existing
spectral ellipsometry, has been considered as an ideal candidate for in-situ process
monitoring. Our ultimate objective is to integrate SE-based CD metrology in the
real-time control process in lithography. For the decreasing CD value measurement,
the effect of beam size on the ellipsometry measurement result must be taken
into consideration. In this thesis, the beam size effect on ellipsometry result is
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investigated.
A new direct beam size measurement method in a spectroscopic ellipsometry
setup is firstly proposed to define the beam size value. The technique uses the
existing detection facilities in a spectroscopic ellipsometry setup to determine the
beam size without the need to rearrange the optical components. The change of
the reflected light when the incident light illuminates on the moving sample’s edge
is recorded in experiment. In this case the recorded intensity signal comprises
a coupled boundary diffraction and knife edge wave that can be isolated using
nonlinear fitting. This then permits an accurate measurement of the beam size
with the stronger knife edge component.
Based on the beam size measurement method, geometric ray at the illumina-
tion and recording ends of spectroscopic ellipsometry is then analyzed for different
beam size values. The numerical analysis and further experimental results revealed
substantial changes ellipsometry result with different beam sizes for both uniform
thickness films and patterned samples.
1.3 Organization
This thesis is organized as follows. In Chapter 2, a real-time and in-situ approach to
control the wafer spatial temperature uniformity in both transient and steady-state
phase of the thermal process using a multi-zone baking system. A programmable
multi-zone integrated bake/chill thermal processing system for across-wafer tem-
14
perature uniformity control is designed and developed in Chapter 3. Chapter 4
describes a direct beam size measurement method based on the spectroscopic ellip-
sometry setup and investigates the beam size effect on the ellipsometer measure-
ment result for both uniform film and patterned wafer. Conclusions and future
work are given in Chapter 5.
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Chapter 2
In-situ Real-time Spatial Wafer
Temperature Control
2.1 Introduction
Thermal processing of semiconductor substrate is common and critical to photore-
sist processing in the lithography sequence. As discussed in Chapter 1, temperature
uniformity control is an important issue in photoresist processing with stringent
specifications and has a significant impact on the linewidth or CD. The most tem-
perature sensitive step in the lithography sequence is the PEB step. Requirements
call for temperature to be controlled within 0.1◦C at temperatures between 70◦C
and 150◦C. A number of recent investigations also showed the importance of proper
bake-plate operation, both in steady-state and transient, on CD control [48], [49].
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Thermal processing of semiconductor wafers is commonly performed by place-
ment of the substrate on a heated bake-plate for a given period of time. The heated
bake-plate is usually of large thermal mass and is held at a constant temperature
by a feedback controller that adjusts the heater power in response to a temperature
sensor embedded in the bake-plate near the surface. The wafers are usually placed
on proximity pins. When a wafer at room temperature is placed on the bake-plate,
the temperature of the bake-plate drops at first but recovers gradually because of
closed-loop control. Different air-gap sizes will result in different wafer and plate
temperature due to the difference in the air-gap thermal resistance between the
substrates and the bake-plate. A warped wafer will thus affect the various baking
processes in the lithography sequence and cause temperature nonuniformity across
wafer.
A fast in-situ approach to estimating wafer warpage profile during thermal
processing [50] was developed to deal with the problem. It demonstrates that
information of the average air-gap between the wafer and the bake-plate can be
obtained with the use of system theory tools. The relationship between the wafer
and plate temperature at steady-state can be derived from physical modeling of
the baking process. By monitoring the maximum plate temperature drop, the
average air-gap in each bake-plate zone can be estimated, and the new bake-plate
temperature set point to achieve desirable wafer steady-state temperature [47]. In
this way, the wafer steady-state temperature nonuniformity can be controlled to
less than 0.1◦C, but one of the major drawbacks of the mentioned approach is that
it does not take into account the dynamic performance of the wafer temperature.
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It has been reported that even though the steady-state temperature ranges was
minimized, the resulting gains in CD uniformity cannot be realized attributed to
the temperature distribution while rising to the PEB temperature [51].
In this work, we present an in-situ approach to real-time estimation of wafer
warpage and control of both the transient and the steady-state wafer temperature
uniformity during the baking steps in the lithography process. Our objective is
to control the wafer temperature to its desired value and minimize the spatial
temperature nonuniformity across the wafer during the whole thermal cycle using
the multi-zone bake-plate as shown in Figure 2.1. Based on the detailed thermal
model of baking process and the real-time measurement of bake-plate temperature,
an in-situ approach is developed to estimate and control the wafer temperature.
Using the proposed approach, the wafer spatial temperature uniformity during the
entire thermal cycle achieved an improvement of more than 80% when compared
to the existing methods.
This chapter is organized as follows, in section 2.2 the detailed model of the
thermal processing system is developed based on first principle of heat transfer.
The control structure and experimental result are given in section 2.3 to demon-
strate the effectiveness of the proposed method. Finally, conclusions are given in
section 2.4.
18
Figure 2.1. Programmable multi-zone thermal processing system.
2.2 Thermal Modeling of the System
The distributed thermal processing system used in this work is shown in Figure 2.2.
In this section, a physical model will be derived for a N-zone bake-plate based on
first principle of heat transfer. Analysis of the thermal processing system can be
done with a model considering radial as well as the axial effects of heat transfer in
the module. The bake-plate is discretized into different zones and separated with
a small air-gap of approximately 1mm for thermal insulation. The fact that the
zones are spatially disjoint ensures no direct thermal coupling between the zones,
enhancing controllability.
In the baking process, the bake-plate is heated up by the cartridge heater
attached to it. Resistive heating elements are embedded in each of the heater.













Flexible rod thermal 
insulating tape
Figure 2.2. Schematic diagram of the thermal processing system.
embedded in the cartridge for feedback control. Depending on application, the
number of zones of the bake-plate can be easily configured.
Spatial distribution of temperature and other quantities in a silicon wafer are
most naturally expressed in a cylindrical coordinate system as shown in Figure 2.3.
Energy balances on the elements in the system can then be carried out to obtain





















































where T is the temperature above the ambient, qin, qout, qtop, and qbottom the
heat flow into the element from inner zone, outer zone, top surface and bottom
surface respectively, qside the heat flow rate from side surface, qinput the heater input
power, and the subscribe w, ag, p, ap, c, and h represent the wafer, the air-gap,
the bake-plate, the air-gap separating the bake-plate, the cartridge and the heater
respectively, C is the thermal capacitance, for each element, C = ρcvV , where ρ is
the density, cv the specific heat capacity, and V the volume of the element.
wi wi+1silicon wafer
bake-plate
Figure 2.3. Thermal model discretization of wafer and bake-plate.
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2.2.1 Wafer and Air Gap Modeling
For the wafer in the system, qinw and q
out
w are the conduction heat flow from the
inner and outer adjacent wafer element, for the wafer of zone i, we have
qinw(i) =
kwAws(i−1)




4r (Tw(i+1) − Tw(i)), 1 ≤ i ≤ N − 1
hwAws(N)(−Tw(N)), i = N
(2.8)
where k is the thermal conductivity coefficient, As(i) the contact area between the
adjacent elements i and i + 1, As(N) the side surface area, and 4r the distance
between the centroid of the adjacent element, h the convection coefficient, which





where Nu is the Nusselt number, L is the characteristic length, and from [52], we
have




The wafer top surface is exposed to the surroundings and so we have
qtopw(i) = hwAwz(i)(−Tw), 1 ≤ i ≤ N (2.11)
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where Awz(i) the top area of wafer element i exposed to the ambient.
The air-gap between the wafer and bake-plate is about 210µm. Since it is
much less than 5.8mm, and their temperature difference is considerably smaller






where z is the thickness.




, 1 ≤ i ≤ N (2.13)
where Awag(i) is the contact cross-sectional area between wafer and air-gap layer of
element i.
For the air-gap layer, similarly, we have,
qinag(i) =
kagAags(i−1)




4r (Tag(i+1) − Tag(i)), 1 ≤ i ≤ N − 1
hagAags(N)(−Tag(N)), i = N
(2.15)




, 1 ≤ i ≤ N (2.16)
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For the bottom of the air-gap layer, one part of the layer contact with the








, 1 ≤ i ≤ N (2.17)
where Aagp(i) is the contact cross-sectional area between air-gap layer and the bake-
plate of element i, and Aagap(i) the contact cross-sectional area between air-gap layer
and the air-gap in the bake-plate of element i.
2.2.2 Bake-Plate Modeling
The bake-plate in different zones are seperated by small air-gaps with thickness of
1mm, so qinp and q
out










(Tap(i) − Tp(i)), 1 ≤ i ≤ N − 1
hpAps(N)(−Tp(N)), i = N
(2.19)
where Aips(i) is the contact area between the bake-plate of zone i and the inner
adjacent air-gap, Aops(i−1) the contact area between the bake-plate of zone i and
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the outer adjacent air-gap, and tp(i) and tap(i) represent the horizontal thickness of




, 1 ≤ i ≤ N (2.20)
For the bottom of the air-gap layer, one part of the layer contact with the cartridge






+ hpApa(i)(−Tp(i)), 1 ≤ i ≤ N (2.21)
where Apc(i) is the contact cross-sectional area between the bake-plate and the
cartridge of element i, and Apa(i) the contact cross-sectional area between the
bake-plate and the bottom ambient of element i, Rex(i) the thermal resistance of
















, 1 ≤ i ≤ N − 1 (2.24)
qbottomap(i) = hapAagap(i)(−Tap(i)), 1 ≤ i ≤ N − 1 (2.25)
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2.2.3 Cartridge and Heater Modeling
The cartridge’s side surface are exposed to the ambient air, so the heat transfer on
the side surface is convection with the air,
qsidec(i) = hcAcs(i)(−Tc(i)), 1 ≤ i ≤ N (2.26)






, 1 ≤ i ≤ N (2.27)
For the bottom surface of the cartridge,one part of the bottom heat flow is the





+ hcAca(i)(−Tc(i)), 1 ≤ i ≤ N (2.28)
where Ach(i) is the contact cross-sectional area between the cartridge and the heater
of element i, and Aca(i) the area of the cartridge bottom surface of element i exposed
to the ambient .
Similarly, for the heater, we have





, 1 ≤ i ≤ N (2.30)
qbottomh(i) = hhAha(i)(−Th(i)), 1 ≤ i ≤ N (2.31)
where Aha(i) is the area of the heater bottom surface of element i exposed to the
ambient.
Most thermophysical properties are temperature dependent. However, for the
temperature range of interest from 15◦C to 150◦C, it is reasonable to assume that
they remain fairly constant and can be obtained from handbooks [54] as tabulated
in Table 2.1.
From the heat transfer differential equations, we can derive the state-space
format model of the system as Equation 2.32 (See Appendix A1 for details).
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Table 2.1. Physical parameters of the thermal processing system [54].
Property Value
Wafer (silicon) Density, ρ 2330kgm−3
Specific heat capacity, cv 750JK
−1kg−1
Thermal conductivity, k 99Wm−1K−1
Convection coefficient, h 3.3824Wm−2K−1
Thickness, z 0.700mm
Air Density, ρ 1.1kgm−3
Specific heat capacity, cv 1000JK
−1kg−1
Thermal conductivity, k 0.03Wm−1K−1
Bake-plate (aluminum) Density, ρ 2700kgm−3
Specific heat capacity, cv 917JK
−1kg−1
Thermal conductivity, k 250Wm−1K−1
Convection coefficient, h 7.271Wm−2K−1
Thickness, z 6.8mm
Epoxy Thermal conductivity, k 0.35Wm−1K−1
Thickness, z 0.02mm
Cartridge (aluminum) Density, ρ 2700kgm−3
Specific heat capacity, cv 917JK
−1kg−1
Thermal conductivity, k 250Wm−1K−1
Convection coefficient, h 4.86Wm−2K−1
Thickness, z 4.4mm
Heater (aluminum) Density, ρ 2700kgm−3
Specific heat capacity, cv 917JK
−1kg−1
Thermal conductivity, k 250Wm−1K−1
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= FT +Gqinput (2.32)
To assess the quality of the proposed system model, we perform conventional
baking process experiment and compare the simulation with the experimental re-
sults. The programmable thermal system can be configured up to 13 zones. With-
out loss of generality, we will verify the system dynamics for a two-radial-zone
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system . Our objective is to demonstrate that the proposed model succeeds in pre-
dicting the experimental wafer temperatures using bake-plate temperature data
and the input signal without resorting to the use of any fitting parameter and is
therefore useful for scaling up.
In the experiment, a room temperature flat 200mm wafer is dropped on the
baking system with proximity pin height of 140µm. This causes the bake-plate
temperature drop at first but recovers gradually because of closed-loop control.
Two proportional-integral (PI) controllers are used to control the two zones of the
bake-plate. Figure 2.4 shows the comparison result of the simulation and experi-














































































































Figure 2.4. Plate and wafer temperature in simulation and experiment with air-gap
thickness be 140µm using the calculated model.
It can be seen that the fit between of both the wafer and the bake-plate tem-
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perature from simulation and experimental results are very closed, which verify
the effectiveness of the proposed thermal model. This result demonstrates that
by monitoring the bake-plate temperatures, Tp, and making use of system identifi-
cation techniques, we are able to extract the air-gap information, za, between ith
wafer and bake-plate elements from the system model. Then we will be able to cal-
culate the wafer temperature and fulfill real-time control experiment to minimize
the wafer temperature nonuniformity in the baking process.
2.3 Experimental Result
2.3.1 Experimental Setup
For experimental verification, warpage must be known. Wafer warpage is created
mechanically as shown in Figure 3.2. We ensure minimal warpage during the baking
experiment by mechanically pressing the center of the wafer against a thermal
insulating tape of known thickness. The center-to-edge warpage is given by the
difference between height of proximity pin and thermal tape thickness.
To guarantee the temperature accuracy in experiment, the temperature sensors
(RTDs) are calibrated using a constant temperature heat bath NESLAB EX251HT.
Measurements are taken from a range of temperatures between 25◦C and 95◦C
and at intervals of 5◦C. At every temperature interval, 50 readings are recorded
for each of the sensors. An average value is then calculated for that sensor and
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that particular temperature. For temperatures below 150◦C, RTDs show strong
linearity in the resistance-temperature relationship. Hence, a linear equation can
be written as follows:
YT = αT + β (2.33)
where YT is the averaged temperature reading at temperature T , α and β are the
coefficients to be determined. Least Squares Linear Regression can be used to



















Hence, θ can be found by
θ = (ΦTΦ)−1ΦTY (2.34)







we can get the calibrated temperature from RTDs measurement.
The RTDs are attached to the wafer [33], [37] for temperature measurement.
A control-system software was developed using the National Instruments LabView
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programming environment [55] to create a multivariable PI control framework and
a dynamic temperature control system. Two PI controllers of the following form










where u(t) is the heating power injected in to the heater and e(t) is the error
between the desired and actual bake-plate temperatures. The experiments were
conducted at a temperature setpoint of 90◦C with a sampling and control interval
of 0.2 seconds.
2.3.2 Control Structure
The proposed approach required detailed information of the system in order to
identify the average air-gap during subsequent processing. We have got accurate
state-space model in section 2.2. Based on the model, we can develop a grey-
box state-space model with the air-gap thickness of the two zones as unknowns.
In the experiment, the bake-plate temperature readings and input control signals
are collected and fitted into the model to extract the air-gap thickness and wafer
temperature.
Figure 2.5 shows the control systems framework, the bake-plate temperature,
Tp1 and Tp2, and the control signal, u1 and u2, in the two zones system are measured
and sent to the estimator. The grey-box-model-based estimator will then estimate
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the air-gap thickness and the wafer temperature of the two zones. The estimated
air-gap thickness tag is then used to determine the set point rp1 of the bake-plate
and the estimated wafer temperatures Tew1 and Tew2 are used to control the wafer













Figure 2.5. Block diagram of control structure.
Using this method, we can real-time estimate the air-gap thickness and wafer
temperature and consequently regulate the control signal on-line to achieve desired
wafer temperature and minimize temperature nonuniformity in the whole process.
Furthermore, with the estimated air-gap thickness in steady-state, we can extract
the wafer warpage profile.
2.3.3 Experimental Result
To demonstrate our approach, a flat wafer is firstly dropped on the bake-plate
with a proximity pin height of 210µm. Figure 2.6 shows the estimated air-gap
thickness with real-time control method. The final estimated air-gaps are tabulated
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in Table 2.2. A good measure of extent warpage is to measure the deviation of the
average air-gap from the proximity pin height. For the flat wafer, we can see that
deviations are close to zero as expected.
Figure 2.7 shows the bake-plate and wafer temperature profiles using the steady-
state temperature control method [47] and the proposed real-time control method.
To validate our results, two temperature sensors (in this case RTDs) are embedded
on the wafer surface corresponding to the center of each zone to monitor the wafer
temperature. Figure 2.7 consists of two experimental runs, (1) and (2). Run (1)
corresponds to the steady-state control approach when the wafer is dropped on
the bake-plate. The air-gaps are first estimated based on the maximum bake-
plate temperature drops. Then the new bake-plate temperature are set based on
the estimated air-gap thickness as shown in Figure 2.7(a). Notice that the wafer
temperature is controlled 90◦C with a steady-state temperature nonuniformity of
about 0.1◦C as shown in Figure 2.7(b) and (c) .However, since the new bake-
plate temperature set-points are implemented about 20 seconds after the wafer
is dropped to allow the maximum temperature drop point to occur as well as for
computational delay of the corresponding air-gap, the wafer can only reach steady-
state after about 80 seconds as shown in Figure 2.7(b). Furthermore, the wafer
has a temperature nonuniformity of about 4◦C in transient period as shown in
Figure 2.7(c).
Next, real-time control of the wafer temperature is implemented. Figure 2.7(b)
and (c) of run (2) shows that the wafer temperature is controlled to 90◦C within
35

























Figure 2.6. Estimated air-gap thickness using real-time control method when a flat
wafer is dropped on bake-plate with proximity pin height of 210µm.








































































Figure 2.7. Temperature profile of bake-plate and wafer when a flat wafer is dropped
on bake-plate with proximity pin height 210µm. The bake-plate temperatures, wafer
temperatures and wafer temperature non-uniformity during the baking process are shown
in subplots (a), (b) and (c) respectively.
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50 seconds with the maximum temperature nonuniformity less than 1◦C during
the transient and steady-state temperature nonuniformity less than 0.1◦C. The
corresponding maximum temperature nonuniformity and root mean square (RMS)
error during the thermal processing for experimental runs (1) and (2) are also
shown in Table 2.3. It can be seen that the temperature nonuniformity RMS in
the heating process is decreased form 1.4806◦C to 0.1842◦C, an improvement of
over 80%.


























Figure 2.8. Estimated air-gap thickness using real-time control method when a wafer
with center-to-edge warpage of 70µm is dropped on bake-plate with proximity pin height
of 210µm.
The feasibility of the approach is further demonstrated by heating warped wafer.
Firstly, the wafer with center-to-edge warpage of 70µm is dropped on the same
bake-plate with the proximity pin height of 210µm. Wafer warpage is created me-
chanically as shown in Figure 2.2. The corresponding estimated air-gap thickness
is plotted in Figure 2.8 and tabulated in Table 2.2. Based on the final estimated
air-gap thickness together with the proximity pin height, the profile of the wafer
can be obtained by extrapolation as shown in Figure 2.12. An estimated warpage
of 72µm from center-to-edge for the warped wafer is obtained which is close to the
37
known warpage of 70µm.










































































Figure 2.9. Temperature profile of bake-plate and wafer when a wafer with center-
to-edge warpage of 70µm is dropped on bake-plate with proximity pin height of 210µm.
The bake-plate temperatures, wafer temperatures and wafer temperature non-uniformity
during the baking process are shown in subplots (a), (b) and (c) respectively.
The temperature results using the steady-state and real-time control methods
are tabulated in Table 2.3 and shown in Figure 2.9 experimental run (3) and run
(4). It can be seen that for the warped wafer, using the real-time control method,
wafer temperature can reach the steady-state temperature within 50 seconds, with
a maximum temperature nonuniformity less than 1◦C during the transient and
steady-state temperature nonuniformity less than 0.1◦C.
Then, the wafer with center-to-edge warpage of 140µm is dropped on the same
38


























Figure 2.10. Estimated air-gap thickness using real-time control method when a wafer
with center-to-edge warpage of 140µm is dropped on bake-plate with proximity pin height
of 210µm.









































































Figure 2.11. Temperature profile of bake-plate and wafer when a wafer with center-to-
edge warpage of 140µm is dropped on bake-plate with proximity pin height of 210µm.
The bake-plate temperatures, wafer temperatures and wafer temperature non-uniformity
during the baking process are shown in subplots (a), (b) and (c) respectively.
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Table 2.2. Estimated air-gap thickness and wafer warpage using the real-time control
method with the proximity pin height of 210µm
















(2) 208 214 2 4 4
70 µm
warpage
(4) 146 182 -64 -28 72
140µm
warpage
(6) 86 158 -124 -52 144
Table 2.3. Maximum temperature nonuniformity and root mean square (RMS) error








Flat Steady-state (1) 3.92 1.48
wafer Real-time (2) 0.66 0.18
70 µm Steady-state (3) 4.35 1.78
warpage Real-time (4) 0.71 0.19
140µm Steady-state (5) 4.68 1.62
warpage Real-time (6) 1.07 0.29
bake-plate with the proximity pin height of 210µm to verify the effectiveness of
the method in detecting different warped wafer. The estimated air-gap thickness
is plotted in Figure 2.10 and tabulated in Table 2.2 and the extracted wafer profile
is also shown in Figure 2.12. An estimated warpage is 144µm from center-to-edge
which is also close to the known warpage of 140µm.
The corresponding temperature results are tabulated in Table 2.3 and shown
in Figure 2.11 experimental run (5) and run (6). As expected, using the real-
time control method, the 140µm warped wafer can also reach the steady-state
40























Figure 2.12. Estimated profile of the warped wafers with center-to-edge warpage of
70µm and 140µm based on experimental run (4) and (6) respectively.
temperature within 50 seconds, with much better temperature uniformity than
steady-state control method.
2.4 Conclusion
In this chapter, we have demonstrated an in-situ approach to real-time detect wafer
warpage and control of the wafer temperature uniformity in baking process. Wafer
temperature uniformity in transient period has been improved greatly compared to
the previous steady-state method. With the proposed approach, the wafer spatial
temperature uniformity in the whole baking process achieved an improvement of
more than 80% when compared to the existing steady-state control method. The
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proposed approach can also be scaled up for larger wafers by increasing the number






In Chapter 2, we have proposed an in-situ approach to real-time detect wafer
warpage and wafer temperature by monitoring the bake-plate temperature in bak-
ing process. We also demonstrated experimentally that the wafer transient tem-
perature uniformity can be improved greatly using the proposed control method.
However, in conventional resist processing, after the baking step, the wafer will
then be mechanically moved to a fixed temperature chill-plate where it is cooled to
a temperature between 18◦C and 30◦C [33] as shown in Figure 3.1. Thus, the un-
controlled and non-uniform temperature fluctuation during the mechanical transfer
of the substrates from the bake to chill plates will result in spatial temperature
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non-uniformities during the entire thermal cycle [13], [38]. Moreover, constrained
by the inherent sluggish dynamic response of the conventional bake-plate, the wafer









Figure 3.1. The conventional approach for lithography baking and chilling involves
substrate transfer between large thermal mass, fixed temperature plates [38].
To deal with the problems, in this chapter, we propose an integrated bake/chill
system to provide fast dynamic response and achieve spatial temperature unifor-
mity of a silicon wafer throughout the entire processing temperature cycle of ramp,
hold and quench. In the proposed system, a set of thermoelectric devices is em-
ployed to provide spatial and temporal temperature uniformity control. The TEDs
sit on the surface of a heat sink and together forming an active cooling system so
that we completely eliminate substrate movement and the attendant temperature
uncontrollability between the baking and chilling processes.
In this work, a mathematical model of the system is developed via detailed mod-
eling and simulations based on first principle heat transfer analysis to ascertain the
performance of the proposed design. To improve the temperature uniformity in the
process, we propose a model based control method using the dynamic model iden-
44
tified the by injecting two independent pseudo-random-binary sequence (PRBS)
to the system.
This chapter is organized as follows. In Section 3.2, the proposed integrated
bake/chill thermal processing system is illustrated. The thermal modeling of the
system is presented in Section 3.3 and the effectiveness of the model is verified
in Section 3.4. In Section 3.5, the model-based controller is designed to achieve
temperature uniformity in the thermal process. Experimental results are given
in Section 3.6 to demonstrate the effectiveness of the proposed method. Finally,
conclusions are given in Section 3.7.
3.2 Proposed Thermal Processing Model
The schematic of the proposed thermal processing system is shown in Figure 3.2
(A). In this system, wafer sits on an array of proximity pins and is set approximately
5mils above the TEDs. These proximity pins can be embedded with “S102404”
thin film RTD (class B) sensors from Minco Corporation [56] to provide in-situ
temperature measurement. The “HOT2.0-65-F2A” TEDs from Melcor Corpora-
tion [57] are attached to the top of a heat sink via carbon film and integrally form
the cooling system. Figure 3.2 (B) depicts the plan view of the heat sink.
The photograph of the prototype two-zone system is shown in Figure 3.3. Two
RTD sensors are positioned on the 2-inch wafer to monitor the temperature of the



























Figure 3.2. Schematic diagram of the integrated bake/chill design. (A) schematic
drawing of the system, (B) plan view of the heat sink. (Note: Figures are not drawn to
scale).
are dictated by the calculated control signal to provide the desired heating and
cooling processes and maintain temperature uniformity. In each zone, all TEDs
are powered identically and one temperature sensor is chosen to represent the
temperature of the zone.
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Figure 3.3. Photograph of the experimental setup.
3.3 Thermal Modeling of the System
To ascertain the performance of the proposed design, a mathematical model is
developed for the integrated bake/chill operation. The system consists of three
main components: the wafer, the TEDs and the heat sink. The wafer is assumed
to be perfectly cylindrical with a diameter 50mm. The TEDs employed in the
system have length LT and width WT that satisfy LT = WT = 13.2mm. The
TEDs’ bottom side is attached to a passive heat sink that dissipates heat through
natural convection. Referring to Figure 3.2 (A), some TEDs disposed at the edge
of the wafer are exposed to the surroundings and epoxy is used to insulate those
exposed surfaces. We will next consider the governing thermal equations for the
essential components in the system.
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3.3.1 Heat Transfer in Wafer
A typical 2-inch wafer thickness is 0.350mm. This is sufficiently thin to consider
a uniform temperature across the thickness of the wafer. Considering both heat
conduction and convection, we invoke a two-dimensional transient heat diffusion
equation and adopt a finite-difference numerical technique. The whole wafer is
discretized into several elements for analysis and each element’s size is constrained



























i,j are respectively the heat flow into the
(i, j) wafer element from the (i, j + 1), (i, j − 1), (i − 1, j), (i + 1, j) element, air
on top and below the (i, j) element, qconvi,j is relevant to elements at the edge of
the wafer and refers to the heat flow into the element from the side surface via






i,j correctly, we need to ascertain
the centroidal location (Cx, Cy ) of each element and its contact areas with the





































Cx(i+1,j) − Cx(i,j) (3.2)
The wafer’s top surface is exposed to the surroundings and so we have
qtopi,j = hA
top
i,j (Tam − Tw(i,j)) (3.3)
where h is the convective heat transfer coefficient over the exposed area Atopi,j of
element (i, j) and the subscript am denotes the ambient air.
The air-gap between the wafer and the TED is 5mils. Since it is much less than
5.8mm, and their temperature difference is considerably smaller than 200◦C [53],
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the heat transfer mechanism is essentially conductive and given by





The convective heat transfer between each element (i, j) of wafer and surround-
ing air is given by
qconvi,j = hAs(i,j)(Tam − Tw(i,j)) (3.5)
where As(i,j) is the side surface area of the edge element. The geometry of the
curvature at the edge has been fully accounted for in the above equation.
3.3.2 Thermoelectric Devices Modeling
Referring to Figure 3.5, a thermoelectric device is composed of different layers of
material with different properties, including ceramic layers, metal films and ther-
moelectric elements. The metal film is sandwiched between thermoelectric elements
and the ceramic substrates. The Peltier, Seebeck, Thomson and Joulean effects are
the governing principles of thermoelectricity. For bismuth telluride, the Thomson
effect is insignificant so it is neglected in the simulation [58]. Consequently, the












where σ is the electrical conductivity, J(= I/A) the current flux where I and A are
respectively the direct current flowing through the TEDs and the cross-sectional




























Figure 3.5. Schematic diagram of a thermoelectric element. (Note: Figure is not drawn
to scale)
The Peltier effect is manifested at the boundary between the TED’s metal







± αITbd = 0 (3.7)
where α is the Seebeck coefficient and the subscripts m and bd denotes the metal
film contacts in the TEDs and the boundary layer respectively. The first two
temperature gradient terms denote the temperature gradient from the boundary
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to the corresponding materials. The last term denotes the Peltier effect at the
boundary. The sign in the last term in Equation 3.7 is positive in heating mode
and negative in chilling mode. The thermal transport phenomenon in the metal



















where the subscripts ce denotes the ceramic substrate.
The boundary heat transfer equation at the interfaces between ceramic and










The electricity power consumed by each TED zone can be computed via an
energy balance as
Pelectricity = [Pout − Pin+ M P + 2α× I × (Tb1 − Tb2)]N (3.11)
where Pout = −kmAm∂Tm2∂zm2 , is the energy transferred from metal2 to ceramic2;
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dvi, the rate of change of internal energy, i stands for metal1, metal2
or TED; N is the number of pairs of TED arms in a particular zone and Tb1, Tb2
are the respective metal-ceramic boundary temperatures.
3.3.3 Heat Sink Design
During the cooling process, heat absorbed at the cold junction of TEDs is pumped
to the hot junction at a rate proportional to the current passing through the
circuit. At the hot junction, the absorbed energy needs to be dissipated via a heat
dissipating device. To meet this target, a heat sink with extended fins is designed.
The heat sink is shown in Figure 3.2 (B). It is a copper plate with fins on the
top and four sides. The length and width of the heat sink are 300mm. The fins
are 50mm in length and 3mm in width and the fin spacing is 6mm.
1. Heat transfer from the fins














2 [60], and S is
the space distance between fins.
2. Heat transfer from the top surface
53
For the upper surface of the heat sink, the convective heat coefficient, ha,s can





where NuL = 0.54Ra
1/4
L .
On account of the thermal conductivity of copper in relation to the convective
heat transfer coefficients, we assign the heat sink with a uniform temperature. The







+ (η0 × ha,fAa,f + ha,sAa,s)(Tambient − Ths) (3.14)
where η0 is the fin efficiency of the heat sink and the subscript hs denotes heat
sink.
The fins on the heat sink can be designed a priori from the following consider-
ations. The heat that is to be dissipated stems from:





2. TED power consumption: Pelectricity
Designing for a heat sink equilibrium temperature Ths,E = 60
◦C, we require the
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convection heat transfer coefficient of the designed heat sink to satisfy
tcd× (Pw +Pelectricity) ≤ tcc× (η0× ha,fAa,f + ha,sAa,s)× (Ths,E − Tambient) (3.16)
where tcd is the time needed to cool wafer from 100
◦C to room temperature and
tcc is the time period of the cooling cycle.
With the thermal model of all of the components, simulations can be carried
out to assess the performance of the proposed thermal processing system. Table 3.1
lists the values or the correlations used for all the parameters [54], [59] in the model.
Simulations show that the designed heat sink would equilibrate at Ths,E ≈
57.5◦C after several consecutive thermal cycles. So the heat sink can dissipate
heat effectively and will stabilize at the intended temperature.
3.4 Open Loop Model Validation
To assess the quality of the proposed system model, we perform open loop exper-
iments and compare the simulation with the experimental results. Our objective
is to demonstrate that the proposed model succeeds in predicting the experimen-
tal wafer temperatures using the same input signal without resorting to the use
of any fitting parameter and is therefore useful for scaling up. Firstly the TED
surface temperature is monitored under the condition of fixed input current in a
heating-and-cooling cycle. Figure 3.6 shows the comparison of the experimental
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α (22224 + 930T − 0.9905T 2)× 10−9VK−1
R (5112 + 163.4T − 0.6279T 2)× 10−10Ωm





RTD sensor τ 1.2s
a In the computation of the Seebeck coefficient, α, and electrical resistivity, R, the
temperature, T , is the average temperature of the hot and cold junctions of the TED [57].
and simulated results in the process. Figure 3.6 (A) shows the experimental and
simulated TED temperatures. Figure 3.6 (B) presents the difference between ex-
perimental and simulation results, and Figure 3.6 (C) features the input currents
during the process. It can be seen that the simulation and experimental TED tem-
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Temperature difference of zone1






Figure 3.6. Comparison of experimental and simulated TED temperatures in a heat-
ing and cooling cycle. (A) experimental and simulated TED temperature response, the
solid line shows the experimental zone1 and zone2 TED temperatures and the dashed
line shows the simulated zone1 and zone2 TED temperatures, (B) TED temperature
difference between experiment and simulation, the solid line shows the temperature dif-
ference of zone1 and the dashed line shows the temperature difference of zone2, (C) input
currents during the process.
perature can match very well with fixed input signals in both heating and cooling
processes, which verify the effectiveness of the thermal modeling in simulating the
TED surface temperature.
With the satisfactory agreement achieved for the TED surface temperature, we
next investigate the effectiveness of the model to predict the wafer temperature.
We generate a series of different input steps that range from −0.15A to 0.65A
to test the validity of the system model. Each step is held long enough, e.g. 1
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Figure 3.7. Comparison of experimental and simulated wafer temperatures at different
input signals. (A) experimental and simulated wafer temperature response, the solid line
shows the experimental zone1 and zone2 wafer temperatures and the dashed line shows
the simulated zone1 and zone2 wafer temperatures, (B) wafer temperature difference
between experiment and simulation, the solid line shows the temperature difference of
zone1 and the dashed line shows the temperature difference of zone2, (C) input currents
during the process.
minute, for the temperatures to approach steady-state. The comparison of the
experimental and simulation results is shown in Figure 3.7. Figure 3.7 (A) shows
the experimental and simulated wafer temperatures. Figure 3.7 (B) presents the
difference between experiment and simulation results, and Figure 3.7 (C) features
the input currents during the process. It can be seen that the simulation and
experimental wafer temperatures can match very well with different input signals,
thereby verifying the effectiveness of the thermal modeling in the event of input
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signal changes.


































































Figure 3.8. Comparison of experimental and simulated wafer temperature over 10 con-
secutive cycles after the heat sink is saturated. (A) experimental and simulated wafer
temperature responses, the solid line shows the zone1 and zone2 wafer temperature in
experiment and the dashed line shows the zone1 and zone2 wafer temperature in simula-
tion, (B) experimental and simulated heat sink temperature over the 10 cycles, the solid
line shows the heat sink temperature in experiment and the dashed line shows the heat
sink temperature in simulation, (C) input currents during the process.
The comparison of the experimental and simulation results over ten successive
cycles after the heat sink is saturated is shown in Figure 3.8. Figure 3.8 (A) shows
the comparison of experimental and simulated wafer temperatures. It can be seen
that the simulated and experimental wafer temperatures agree very well over the
entire process and that the system continues to work well over several successive
runs after the heat sink is saturated. Figure 3.8 (B) compares the simulated and
experimental heat sink temperatures and reveals their close agreement. This con-
firms that the proposed system can work properly with the designed heat sink even
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after the heat sink is saturated. Figure 3.8 (C) records the input currents over the
ten successive runs.
3.5 Model Based Controller
With the designed thermal processing system, we will next use it to control wafer
temperature in the thermal process. Two objectives are sought from the proposed
model based controller. The module should provide the necessary transient and
steady-state spatial temperature uniformity, as well as tracking the system set
point.
Figure 3.9. Block diagram of the proposed model based control scheme.
The block diagram of the control strategy is shown in Figure 3.9. The outer
zone (i.e. at the edge of the wafer) manipulates the wafer edge temperature so
that it follows a desired wafer temperature set point. The inner zone (i.e. at the
center of the wafer) maintains temperature uniformity by forcing the wafer center
temperature to follow that of the edge. The individual controllers used are of the
proportional-integral-derivative (PID) type. In order to guarantee the temperature
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uniformity in the transient period, the ratio of the two control signals is added to
the output of the PID controller of zone1 so as to formulate the control signal of
zone1.










where Tw1 and Tw2 represent temperature change of wafer’s zone1 and zone2 re-
spectively, and P1 and P2 represent the current change in TEDs of zone1 and zone2
respectively.
To guarantee the temperature uniformity of the two zones we impose
Tw1 = Tw2 (3.18)
With the system model, this equation can be expressed as
G11P1 +G12P2 = G21P1 +G22P2 (3.19)








Thus in the control structure shown in Figure 3.9 PID2 is used to formulate P2
which in turn forces the temperature of zone2 to track the set point. Referring to
Figure 3.9, P11 is set to KP2 in order to minimize the temperature difference be-
tween the two zones during the transient period. Finally PID1 is used to formulate
P12 which controls the temperature uniformity in the steady-state. The approach
is easily extended to a multi-zone system.
Prior to implementing the control scheme in the thermal processing system, a
calibrated model of the prototype system must first be identified experimentally.
The model relates the change in wafer temperature to the change in TED current.
It is determined by injecting a different set of independent PRBS into each of the













where d represent the backward-shift operator.
The identification results are shown in Figure 3.10. Figure 3.10 (A) shows
the modeled and experimental results when the PRBS are injected into the zone1
TEDs. The top subplot shows the zone1 wafer temperature response, and the
middle subplot indicates the zone2 wafer temperature response, where the solid line
and the dashed line represent experimental and modeled results respectively. It can
be seen that the identified model output is sufficiently close to the experimental
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Figure 3.10. System identification result with two independent pseudo-binary random
sequences injected into two control zones respectively. The solid line shows the resulting
change in wafer temperature in experiment and the dotted line shows the calculated
response using the identified model.
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wafer temperature response, which shows the accuracy of the identified models.
The bottom subplot shows the PRBS input signal of zone1. Figure 3.10 (B) shows
the simulation and experimental results when the PRBS is injected into the zone2
TEDs. The top subplot shows the zone1 wafer temperature responses in simulation
and experiment, the middle subplot presents the zone2 wafer temperature responses
in simulation and experiment, and the bottom subplot indicates the PRBS input
signal of zone2. It can be seen that the identified model output is sufficiently close
to the experimental result. Thus we can use the identified model to calculate the




1.101− 2.034d−1 + 0.934d−2
1.482− 1.4301d−1 − 0.524d−3 + 0.507d−4
× 1− 1.9306d
−1 + 0.9318d−2
1− 1.9563d−1 + 0.9568d−2
(3.22)
3.6 Experimental Results
The proposed control scheme is then tested using the identified model. Figure 3.11
shows the results of the computer simulation. In the experiment, the heating set
point is set to 90◦C and the chilling set point is room temperature. The top plot
shows the wafer temperature of center and edge zones during thermal cycle. The
middle plot shows the temperature nonuniformity of the wafer. The bottom plot
shows the control input. It can be seen that the wafer temperature can rise up to
set point in heating process and fall down to room temperature in chilling process
fast enough, and in the whole process, the temperature difference between the two
64
zones is almost zero.
























































Figure 3.11. Simulation result of the identified system. (A) temporal wafer temperature
in the simulation, (B) wafer temperature difference of the control zones during the entire
thermal cycle, (C) input current of the TEDs in the two control zones.
Armed with the satisfactory simulation result, experiments demonstrating the
operation of our module as an integrated bake/chill unit are then conducted. The
temperatures at five judicious locations along a common radius of the wafer are
monitored as shown in Figure 3.12. Among the five RTD sensors, R1 and R5 are
used as the feedback variables of zone1 and zone2 respectively for the purpose
of model based control. R2, R3 and R4 are placed between R1 and R5. R2 is
placed on the same TED as R1 in zone1, R4 is located on the same TED as R5
in zone2 and R3 is judiciously positioned above the air strip between the two
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TEDs which will expectedly experience the poorest controllability. This sensor
arrangement guarantees the wafer spatial temperature uniformity along the radius
can be representatively monitored. In the experiment, the baking and chilling set
points are chosen to be 90◦C and 25◦C, respectively. The same unit is capable of
baking at higher temperatures, we just choose a typical baking temperature in the
thermal process of lithography for demonstration purposes.
Figure 3.12. Location of temperature sensors for the integrated bake/chill experiment.
R1 and R5 are used as feedback variables.
Figure 3.13 shows the experimental result using the model based control method.
The subplot (A) shows the five wafer temperatures in the entire cycle. The bake
rise and chill fall times are seen to be less than 20 seconds, which is fast enough
for the thermal process in lithography. The subplot (B) shows wafer temperature
nonuniformity along the radius, defined as the difference between the temperature
at any instant and the mean of the five RTD readings. The subplot (C) shows the
temperature difference between the two feedback points on the wafer. It can be
seen that with the model based control method, the temperature difference is less
than 0.1◦C in the entire thermal process. Throughout the whole cycle, the nonuni-
66
formity never deviates beyond ±0.3◦C, and at steady-state it is within ±0.1◦C. In
subplot (D) we show the control current input of TEDs in zone1 and zone2 dur-
ing the thermal cycle respectively. The TEDs current input is positive during the
baking process so as to heat the wafer and negative in the cooling process to chill
the wafer. In order to impose the fastest rising or falling gradient, the input signal
of zone2 saturates during the transient state, whereas the input signal of zone1
oscillates in the transient state to minimize the temperature difference between
the two control zones.
Using the proposed thermal processing system and model based control method,
the wafer can be heated to a desired temperature and chilled to room tempera-
ture with a single, integrated processing system. During the whole process the
temperature non-uniformity can be maintained to within ±0.3◦C.
3.7 Conclusion
In this chapter, an integrated bake/chill module for photoresist processing in lithog-
raphy is presented and implemented. It consists of an array of TEDs to provide
real-time dynamic, spatial temperature control and active cooling to the wafer, as
well as a heat dissipating device. To achieve the desired wafer temperature uni-
formity in the whole thermal cycle, we discretize the TEDs into multiple control
zones and propose a model based control method. Using the system, the bake and
chill processes are integrated into one continual process, the wafer temperature
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Figure 3.13. Experimental wafer temperature along the wafer radius with the tempera-
tures of sensors R1 and R5 being treated as feedback variables using model based control
method. (A) wafer temperature response at the five points during the whole thermal
cycle, (B) mean removed wafer temperature of the five points, (C) temperature difference
between the two feedback points on the wafer in the process, (D) control current inputs
of TEDs during the thermal cycle.
non-uniformity is minimized in the whole thermal cycle, and fast wafer temper-
ature response can be achieved. Experimental results have been presented that
demonstrate the effectiveness of the proposed module and control method.
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Chapter 4




Metrology is a key element in maintaining an adequate and affordable process
latitude in real-time process control. For tight CD uniformity control in lithogra-
phy, accurate metrology is needed for characterizing and monitoring the processing
states.
Various techniques have been both proposed and implemented for these pur-
poses. Scanning electron microscopes (SEM) and atomic force microscopes (AFM)
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can deliver direct images of the patterned features. However, they are very expen-
sive, and can be either time-consuming or destructive, and thus not suitable for
real-time monitoring. A number of methods have been proposed for lithography
process metrology. Nyyssonen et al. [61] presented a monochromatic waveguide
model that can predict the optical microscope images of line objects with arbi-
trary edge geometry. Yuan et al. [62] developed a simulator called METRO to
obtain more accurate alignment. Jakatdar et al. [63] proposed a metrology based
on deprotection induced thickness loss (DITL) and Ziger [64] correlated ultraviolet
reflectance spectra to the linewidth of i-line photoresist. Usually these methods
deliver the effective linewidth values. However, the actual CD profile information
is needed because it contains information about the overall lithography quality.
To provide an in-situ metrology technique, Niu [65] proposed the specular spec-
troscopic scatterometer in 1999. The scatterometer provides an accurate, inexpen-
sive, and non-destructive CD metrology solution. Specular spectroscopic scat-
terometry uses traditional spectroscopic ellipsometers to measure the 0th order
diffraction responses of a grating at multiple wavelengths. Given the 0th order
diffraction responses, one can then attempt to reconstruct the grating profile.
Spectroscopic ellipsometry is a surface analytical technique that determines op-
tical properties and morphology through measurement of states of polarization of
light reflected. The practice of ellipsometry is well established as a non-destructive
approach to determining characteristics of sample, and can be applied in real-time
process control [66]. Since scatterometry is still a new technology, before integrat-
70
ing it into the control framework, it is important to characterize the ellipsometry
system, and understand the system specifications and limitations.
Ellipsometry is an indirect measurement method, which means the measured
signal cannot be converted directly into the structure and composition of the sam-
ple. Normally, a mathematical model based analysis must be performed, which
uses an iterative procedure to evaluate the sample structure parameters so that
the obtained experimental data, and values calculated by the mathematical model
having a “best match” relationship.
In spectroscopic ellipsometry measurements analysis, the spot size of the probe
beam on the sample surface is a highly critical parameter in the treatment of the
experimental data. It has been established that the measured ellipsometric signal
will vary according to the probing light beam size and its collimation [46]. In this
study, we investigated the effect of beam size on the ellipsometer measurement
result.
To characterize the beam size effect, we firstly provided a technique to deter-
mine the beam size that uses the existing detection facilities in a spectroscopic
ellipsometry setup without the need to rearrange the optical components. The
intensity signal recorded with the technique comprises a coupled boundary diffrac-
tion and knife edge wave that can be isolated using nonlinear fitting. This then
permitted an accurate measurement of the beam size with the stronger knife edge
component. The technique has the added advantage of picking up chromatic aber-
ration in the probing lens which may be a factor in ellipsometry measurement.
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Then the beam size effect on the ellipsometry measurement is investigated using
numerical analysis and verified by experimental result.
This chapter is organized as follows. Section 4.2 introduces the principle of
specular spectroscopic ellipsometry. Section 4.3 presents the direct beam size mea-
surement method using a spectroscopic ellipsometry setup, and Section 4.4 gives
the numerical analysis and experimental result of the beam size effect on ellipsom-
etry measurement. Conclusions are given in Section 4.5.
4.2 Principle of Ellipsometry
Ellipsometry is an optical technique devoted to the analysis of surfaces. It is based
on the measurement of the variation of the polarization state of the light after
reflection on a plane surface. The strong advantages of ellipsometry are its non
destructive character, its high sensitivity due to the measurement of the phase of
the reflected light, its large measurement range (from fractions of single layers to
micrometers), and the possibilities to control in real-time complex processes.
When linearly polarized light shines on the sample, the reflected light becomes
elliptically polarized due to the different magnitude and phase responses of TE
(transverse electric, meaning that the E-field vector is parallel to the grating lines)
and TM (transverse magnetic, when the E-field is perpendicular to the grating
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= tanΨ · ei∆ (4.1)
where r˜s and r˜p are the complex reflectivity for TE and TM waves respectively,
tanΨ the amplitude ratio upon reflection and ∆ the phase difference. Since ellip-
sometry measures the ratio of two values, it is relatively insensitive to scatter and
fluctuations, and requires no standard sample or reference beams. Furthermore,
since both the intensity response Ψ and the phase response ∆ are measured, more
information about the sample can be extracted from these signals.
The rotation-polarizer configuration has been used by many state-of-the-art
commercial ellipsometer systems. As shown in Figure 4.1, the optical path consists
of the broadband light source, two rotatable polarizing filters known as the polarizer
and the analyzer, the sample, and the spectrometer. During the measurement,
the analyzer stays at a certain position where the angle between the polarization
direction and the incidence plane is A, and the polarizer rotates continuously to
create time-variant signal at the spectrometer. We can get the tanΨ and cos∆
from the integral of the measured signal.
When the angle between the polarizer polarization direction and the incidence
plane is P , the resulting electrical fields at the end of the optical path can be


































where the matrices on the right hand side of the equation represent the effects of
analyzer, coordinate rotation for analyzer, sample, coordinate rotation for polar-
izer, polarizer, and light source, respectively, from left to right. Then the light
intensity can be simplified as













|E˜0r˜s|2 cos2A(tan2Ψ+ tan2A) (4.5)
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and tanΨ and ∆ is same as that defined in equation (4.1). The time-variant
signal is sampled for a few periods while the polarizer is rotating, then Hadamard
transform is used to extract the coefficients α and β for each wavelength. The








































+ α− β) (4.9)








(S1 + S2 − S3 − S4) (4.11)








After getting of tanΨ and cos4, data processing (solving) is almost always
required because the desired reflecting surface parameters, such as film thickness
and CD value, are related to the tanΨ and cos4 through a system of equations
which are typically non-invertible and non-linear. We will restrict the investigation
to measurements of tanΨ and cos4 in this thesis.
The advantage of the rotating polarizer technique is that it is optically and me-
chanically simple. Only polarizers and focusing lenses (focusing reflecting mirrors
in production configuration) are used in the light path, and these optical elements
are relatively easy to make and characterize. Furthermore, since the analyzer angle
is fixed during the measurement, the spectrometer does not need to be insensitive
to the polarization of the incidence light. Due to its popularity in the scatterome-
try applications, we will focus on rotating polarizer configurations for the analysis
in the remainder part of this chapter.
4.3 Direct Measurement of Beam Size in a Spec-
troscopic Ellipsometry Setup
Spectroscopic ellipsometry signals used in thin film analysis is dependent on the
beam probe size. Hence, it is important to establish the beam size in any mea-
surement conducted as results with wide variances can occur otherwise. A variety
of methods have been proposed to measure beam sizes. These include the usage
of knife-edges [68], [69], gratings [70], [71], boundary diffraction waves [72], and
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quadrant photodiodes [73], [74]. The boundary diffraction wave approach is con-
ducted with the illumination normal to a straight boundary and recording done at
an angular position far away from the illumination axis (Figure 4.2A). With the
knife edge approach, recording is done at the opposite end along the illumination
axis (Figure 4.2B). In a spectroscopic ellipsometry setup as shown in Figure 4.1,
it would be ideal to be able to determine the beam size without rearranging the
optical components as well as using the existing ellipsometric detection facilities.
The application of either the conventional boundary diffraction wave or knife edge












Figure 4.2. Schematic description of the (A) boundary diffraction wave and (B) knife













Figure 4.3. Schematic description of the Experimental Setup.
The experimental setup to measure the beam size is shown in Figure 4.3, where
we move the sample and monitor the change of the reflected light when the incident
light illuminates the sample’s edge. In this case the light comes in from an angle
instead of perpendicular to the sample surface, so we have both the knife-edge effect
and the boundary wave effect recorded at the spectrometer, and our recording data
















where Ik is the reflected light intensity caused by knife-edge effect, K0 is a constant
parameter, x, y the coordinates on the plane vertical to the beam axis, and ωk
is a parameter representing the beam size in knife-edge effect. The function of
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where Ib is the reflected light intensity caused by boundary diffraction wave, B0 is a
constant parameter, and ωb is a parameter representing the beam size in boundary
diffraction wave effect. The detected light in the setup is essentially a sum of both
measures or



















The signal for the knife edge will typically be stronger than the boundary wave
component. Thus, a nonlinear least squares data fitting method applied on the
parameters in Equation (4.16) will allow the beam radius, to be determined. The
fitting algorithm is based on the Gauss-Newton method, which uses an iterative
procedure to find the point along the searching direction that optimizes the objec-
tive function in the least squares sense [76].
Figure 4.4 shows the prototype spectroscopic rotating ellipsometer setup used
for thin-film and linewidth measurement. In the system, a high power Xenon light
source (HPX-2000 from Photonitech) was used to provide light with wavelengths
ranging from 400-800nm. A high-resolution spectrometer (HR4000 CG-UV-NIR
from Ocean Optics) was used to detect the reflected light and the signal recorded
in a computer. The sample 4 inch prime silicon wafer (P-type doped with boron)
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fiber to light source
rotatable 
polarizer lens analyzer fiber to spectrometer
translation stage
Figure 4.4. Photograph of the experimental setup used.
of thickness 525 ± 25µm and with a straight edge was mounted on a translation
stage with 10 microns resolution along the axis of traveling. The polarizer on the
incident side was mounted with a rotating motor and the analyzer on the recording
side is fixed at 45◦. In this section, the ellipsometric phase and amplitude was not
extracted as the objective was to measure the beam size, so the polarizer of the
ellipsometer in this case was not rotated, but fixed at 0◦. The measured intensity
was the reflected light intensity with these fixed polarizer angle (0◦) and analyzer
angle (45◦).
In determining beam radius along the x-axis, the sample wafer was first po-
sitioned such that the whole light beam illuminated the wafer’s surface. Subse-
quently, readings with the spectrometer were made as the wafer was translated
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Figure 4.5. Plots of experimental (solid) and simulation (dashed) results obtained with
recording at selected wavelengths from 420nm to 750nm.
in the x-axis until the whole light beam is out of the wafer’s surface. The spec-
trometer provided plots of reflected light intensity at different wavelengths. By
using a nonlinear least squares data fitting method to equation (4.16), we could
extract all the unknown parameters, including K0, B0, ωk and ωb. With K0 and
ωk we could plot knife-edge wave using equation (4.14), and with B0 and ωb we
can also plot boundary-diffraction wave using equation (4.15). Figure 4.5 shows
the comparison of the experimental and simulation result for selected wavelengths
ranging from 450nm to 660nm. It can be seen that the experimental data matches
the fitted output very well for each wavelength. The signal is clearly strongest
when the wavelength is in the vicinity of 500nm and is due to the spectral output
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Figure 4.6. Reconstruction of knife-edge and boundary diffraction wave components for
520nm light.
of signals at wavelengths close to 500nm is recommended. Figure 4.6(A) shows a
typical fitting output of the knife-edge effect, and Figure 4.6 (B) shows the model
output of boundary diffraction wave effect. With the identified model of the two
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effects, we can derive the beam radius. It is important to note that the signal from
the boundary wave component is typically five times weaker than the knife edge
component. Coupled with the observation that fitting deviation tend to be higher
at the region where the boundary wave signal resides, it is desirable to use only
the isolated knife edge signal to determine the diameter accurately; i.e. the beam























Figure 4.7. Plots of beam sizes computed using different wavelengths.
The beam sizes obtained at different wavelengths are shown in Figure 4.7. It
can be seen that the measured beam size is not uniform but rather increases with
wavelength. This is likely to be attributed to chromatic aberration in the probe
lens of the system. The spectroscopic nature of the system proposed here offers the
advantage of ascertaining this, which will typically be missed using conventional
setups. The presence of chromatic aberration effects in spectroscopic ellipsometry
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is an acknowledged artifact and a scanning focus scheme has been described to
account for it [77]. It is conceivable that achromatic lenses may help mitigate the
problem to some extent as well.
In summary, we report the ability to determine the probing light beam size in a
spectroscopic ellipsometer setup that uses the existing detection facilities without
the need to rearrange the optical components. The data collected can be accurately
isolated into the knife-edge and boundary diffraction wave components using a
nonlinear fitting model. This then permitted accurate determination of beam size
via the stronger knife edge component. An added advantage of the approach is the
ability to account for beam size variation as a consequence of chromatic aberration
in the probe lens.
4.4 Spot Focus Size Effect in Spectroscopic El-
lipsometry Result
When ellipsometry is used on films, an optical path length exists between the light
reflected from the surface and that travelling through the film. This optical path
length change is proportional to the film phase thickness β. This results in the
phenomenon of interference which strongly influences the values of tanΨ and cos∆
measured in ellipsometry. Thus film thickness is a parameter that can be readily
revealed using ellipsometry. Adopting the model of an ideally optically isotropic
three-phase ambient-film-substrate system [78], the ratio of the reflected TM and
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where (r01p, r01s) is the ambient-film and (r12p, r12s) the film-substrate interface
Fresnel reflection coefficients. From Equation (4.17), it can be seen that β, and thus
the optical path length change, can strongly affect the ellipsometric measurement.
In most analysis, the probing light beam is assumed to be collimated. A pre-
vious study established that the measured ellipsometric signal will be altered if a
collimated light probe of different size is used to interrogate a coated wafer with
varying thickness [46]. Typical probe spot sizes for collimated beam SE can range
between 2mm and 5mm in diameter. It is assumed that the wafer characteristics
are reasonably uniform within this probe size region. In most situations, however,
a focused as opposed to collimated light beam is used as probe in order to overcome
the restriction of uniform characterisitics within a relatively large region. Several
ellipsometer instruments use ”micro-focused” probe beams that are of the order
of 25µm in diameter [79] [80]. The intricacies of probe beam size control is also
discussed in a recently awarded patent [77]. The main advantage of the focused
light beam is its smaller as well as more intense light interrogation area. However,
the focused light beam should intuitively create a higher degree of optical path
length distribution as a consequence of the geometry of light rays reflected from
the surface and passing through the film. It also imputes that rays of light arrive
at the sample surface at different incident angles. In this work, we investigate the
85
effect when varying spot focus sizes are used.
4.4.1 Geometric Ray Analysis of Spot Focusing
For the rotating polarizer spectroscopic ellipsometer depicted in Figure 4.1. The
optics can be considered at the incidence and recording sides of the system. At the
light incidence side, a lens is used to focus light from a source in order to achieve a
smaller as well as more intense light interrogation area. The light spot size on the
sample surface can be easily altered by changing the lens position along the optic
axis of illumination as shown in Figure 4.8. The spot diameter can be measured
directly on the ellipsometer setup using the approach described in section 4.3.
Now we consider the path of a single ray of light through the film as shown in







where θi is the incident angle, θ0 the refractive angle, nw the refractive index of
the medium, and na the refractive index of air. From Figure 4.9, we can calculate
the optical path length


















Figure 4.8. Various SE incident lens positions for the different beam size: (A) distance
between lens and sample is 55mm to form small beam size; (B) distance between lens
and sample is 45mm to form medium beam size; (C) distance between lens and sample





















Figure 4.9. Illustration of optical path length calculation for the thin film with uniform
thickness.
on the incident angle θi of the ray. If a collimated beam is used, all the rays arriving
on the sample surface have the same incident angle. However, a focused beam will
have rays coming in at different incident angles and thus result in different optical
path lengths.
The geometric description of focused rays incident on a sample is given in
Figure 4.10. The known parameters include the beam size AB, the illumination
angle along the optical axis θ, and beam angle α. The beam angle is related to the
numerical aperture of the lens via NA = na sinα, where α defined for every beam.
Considering triangle BCD in Figure 4.10,
∠CBD = 180◦ − ∠BDC − ∠DCB














Figure 4.10. Illustration of incident angle calculation for different point of the light
beam on sample top surface.
With the geometry of triangle ABC, we have
∠BAC = 180◦ − ∠ABC − ∠ACB






sin(90◦ + θ − α) (4.23)
Considering triangle BCE, we have
∠BCE = 180◦ − ∠EBC − ∠CEB
= 180◦ − (90◦ − θ − α)− (90◦ + θi) = θ + α− θi (4.24)
∴ BE




Eliminating BC in Equation(4.23) and (4.25), provides us with







sin(θ + α− θi) (4.26)
Equation (4.26) allows us to find θi for 0 ≤ BE ≤ AB. If we use L = BE
AB
as
a non-dimensional parameter, we can calculate the incident angle θi for L as it
varies from 0 to 1. Knowledge of θi then allows the optical path length δ to be
determined.
It is important to note that δ is also wavelength dependent. From Equation
(4.20) we can see that the optical path length is dependent on the medium refractive
index (ni). The variation of refractive index with wavelength λ is given by the
Cauchy equation [81]:








where Ai, Bi and Ci are the Cauchy parameters.
The extent of optical path length variation at each wavelength can be approx-
imated using δ(λ)max − δ(λ)min for 0 ≤ L ≤ 1.
For the recording side of ellipsometer, a lens is similarly used to collect the
reflected light. The recording with a lens however is limited by diffraction and






where f is the focal length of the lens and f/# =
1
2NA
is the f-number. The







where D is the lens diameter and S the distance between the lens and the sample
surface. If we assume that the optical axes of the illumination and recording lens
are coincident, the recorded spot size will then correspond to a range of values of




. The average optical path length at each wavelength
and beam size can be found using 〈δ(λ, L)〉 forL′ ≤ L ≤ L′′ ; where 〈〉 is the mean
operator. The extent of optical path length variation at each wavelength and beam
size can be approximated using δ(λ)max − δ(λ)min for L′ ≤ L ≤ L′′ .
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4.4.2 Numerical Analysis
In the experiment, the recording lens has focal length f = 55mm, diameter D =
30mm, and distance between lens and sample S = 62mm . Thus the spot size at
the recording end is 0.43mm based on Equations (4.28) and (4.29).






























Figure 4.11. Simulation result of the average optical path length for different beam sizes
at different wavelengths.
We assume the case where all samples have a silicon substrate and illumination
is made with the beam angle along the optical axis of θ = 65◦. Illumination sizes
for the small, medium and large beams are taken to be 0.109mm, 0.537mm, and
1.467mm respectively. The size of the small beam is smaller than the recording
spot size. Hence for this beam, L
′
= 0 and L
′′
= 1. For the medium size beam,




= 0.1 and L
′′
= 0.9. In the case of the large beam, the ratio is 0.2932
which gives L
′
= 0.35 and L
′′
= 0.65. The average optical path length at each
wavelength and beam size computed is shown in Figure 4.11. In the simulation,
the film thickness is assumed to be 1µm. It can be seen that an increasing trend
of average optical path length with wavelength is obtained for all beam sizes with
the shapes looking very much alike. The average optical path values were highest
for the large beam size and decreased in the order of the beam size.



































Figure 4.12. Simulation result of optical path length difference for different beam sizes
at different wavelengths.
The extent of optical path length variation at each wavelength and beam size,
approximated using δ(λ)max−δ(λ)min for L′ ≤ L ≤ L′′ , is shown in Figure 4.12. As
in the case of the average optical path length, the extent of variation will increase
with wavelength. Nevertheless, in this case the highest optical path length variation
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occurs for the small beam and decreased in the opposite order of beam size. These
results indicate that beam sizes play a role in optical path length characteristics,
which should therefore also affect spectroscopic ellipsometry measurements.
4.4.3 Experimental Result
In the experiment, AZ7200 photoresist, formulated with propylene glycol monomethyl
ether acetate (PGMEA) solvent from Clariant, was used to form a layer on the
wafer’s surface. Two 4 inch P type wafers with the thicknesses 525 ± 25µm were
used as the substrate. The first wafer (wafer1) was coated with 4ml photoresist
to form a relatively thick layer and spun coated at a speed of 4000rps to get a
uniform layer. The second wafer (wafer 2) was coated with 2ml photoresist and
spun coated at the same speed.
The ellipsometric measurements with wafer1 of tanΨ and cos∆ against wave-
length distributions obtained are given in Figure 4.13(A) and (B) respectively.
There are clearly a series of peaks and valleys in the distributions; indicating the
presence of an optical interference effect. The positions of the peaks and their
values are tabulated in Table 4.1. It can be seen that the spacing between the
peaks reduces with increasing size beams. This corresponds with the numerical
simulation results in Figure 4.11 wherein higher values of average optical path
lengths are obtained with larger beam sizes. In interferometry, it is well known
that the spacing of fringes decrease with optical path length. It can also be seen
that departure in peak positions are more pronounced with increasing wavelength.
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Figure 4.13. Experimental result of the wafer with thick photoresist layer for different
beam sizes.
This again corresponds closely with the numerical simulation results in Figure 4.11
wherein values of average optical path lengths increase with wavelength.
In Figure 4.13 and Table 4.1, it can also be seen that the amplitudes and values
of the peaks are lower for the small beam and increased with size. This corresponds
with the numerical simulation results in Figure 4.12 wherein higher values of optical
path length variation are obtained with a smaller beam size. In interferometry, it
is well known that fringe visibility decreases with increasing optical path length
mismatch between recombined beams. It can also be seen that departure in peak
positions are more pronounced with increasing wavelength. This again corresponds
closely with the numerical simulation results in Figure 4.12 wherein values of the
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Table 4.1. Wavelengths locations and values corresponding to the peaks of the log(tanΨ)
and cos∆ distributions in Figure 4.13 for wafer with a relatively thick photoresist layer.
log(tanΨ) cos∆
Peak Beam size Large Medium Small Large Medium Small
Wavelength(nm) 473.86 473.86 475.45 475.45 475.45 475.45
p1 Value 0.6189 0.6126 0.5973 0.0236 0.0149 0.0158
Wavelength(nm) 520.09 520.09 520.09 520.09 521.69 521.69
p2 Value 0.7604 0.7287 0.6797 0.1165 0.0860 0.0451
Wavelength(nm) 577.74 577.74 579.01 577.74 579.01 579.01
p3 Value 1.0895 1.0075 0.9124 0.2562 0.1824 0.1035
Wavelength(nm) 649.10 650.70 650.70 650.70 650.70 652.29
p4 Value 1.3444 1.2390 1.1044 0.2364 0.1523 0.0672
Wavelength(nm) 744.89 746.48 748.08 746.48 746.48 748.08
p5 Value 1.5091 1.4535 1.2484 0.4029 0.3097 0.1894
Wavelength(nm) 876.05 876.05 877.60 876.05 876.05 877.60
p6 Value 1.7135 1.6104 1.4147 0.6737 0.4567 0.3186
optical path length variation increase with wavelength.
Table 4.2. Wavelengths locations and values corresponding to the peaks of the log(tanΨ)
and cos∆ distributions in Figure 4.14 for wafer with a relatively thin photoresist layer.
log(tanΨ) cos∆
Peak Beam size Large Medium Small Large Medium Small
Wavelength(nm) 489.81 491.41 493.00 491.41 491.41 493.00
p1 Value 0.6666 0.6571 0.6377 0.0398 0.0345 0.0207
Wavelength(nm) 543.98 545.58 545.58 543.98 545.58 547.17
p2 Value 0.9762 0.9051 0.8523 0.1974 0.1522 0.1005
Wavelength(nm) 612.45 614.04 615.63 612.45 614.04 615.63
p3 Value 1.2798 1.1702 1.0823 0.1857 0.1182 0.0532
Wavelength(nm) 701.77 703.36 704.96 701.77 703.36 704.96
p4 Value 1.5229 1.4155 1.2776 0.3346 0.2410 0.1417
Wavelength(nm) 822.82 824.40 830.71 822.82 824.40 830.71
p5 Value 1.9773 1.8030 1.5239 0.6416 0.4523 0.2898
The ellipsometric measurements with wafer2 of tanΨ and cos∆ against wave-
length distributions obtained are given in Figure 4.14 (A) and (B) respectively.
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Figure 4.14. Experimental result of the wafer with thin photoresist layer for different
beam sizes.
A series of peaks and valleys are again found in the distributions. The positions
of the peaks and their values are tabulated in Table 4.2. The results follow an
identical trend as with wafer1. As all parameters, except film thickness, are kept
the same, this demonstrates the consistency of the findings. It can be seen that
spacings between the distribution peaks in Figure 4.13 are smaller than those in
Figure 4.14. This is consistent with the physical case of wafer1 being thicker than
wafer2. Obviously, the average optical path length should be greater in a thicker
than a thinner film.
It is found here that different focus probe beam sizes can cause variations in




Figure 4.15. Grating structure used in experiment
form thicknesses. To verify the effect of beam size on the ellipsometry readings of
the etched structures, we did experiments with different beam sizes on patterned
wafer sample. The photoresist used in the experiment is Shipley SL4000 positive
photoresist. The grating schematic structure is shown in Figure 4.15. The pat-
terned resist sits on silicon substrate top surface. The grating pitch is 800nm, the
width of the channel is 240nm and the height of the photoresist is 215nm.
Using the same method described in section 4.4.1, we can change the beam size
on the patterned sample and get the ellipsometric measurements using the system
shown in Figure 4.4. The ellipsometric measurements with the patterned wafer of
tanΨ and cos∆ against wavelength distributions obtained are given in Figure 4.16
(A) and (B) respectively.
It can be seen that the ellipsometric measurements will vary with different beam
sizes.
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Figure 4.16. Experimental result of the wafer with patterned structure photoresist for
different beam sizes.
4.5 Conclusion
In this work, we proposed a method to directly measure the beam size in a spec-
troscopic ellipsometry setup. Based on this method, we investigated the beam size
effect on the ellipsometric measurement using a numerical ray path analysis. The
analysis conducted showed that both the average optical path lengths and the op-
tical path length differences displayed increasing trends with wavelength. These
trends were found to be sensitive to the focus beam size and could be used to
account for the anomalous nature experimental measurements of amplitude and
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phase obtained with spectroscopic ellipsometer. Experimental results show that
the difference in beam size will lead to different ellipsometric measurement results





Real-time process feedback control is a promising solution to meet the ever de-
manding CD control tolerances. This thesis examines the three major elements
of real-time process control: control method, processing system and integrated
metrology in advanced lithography process.
In Chapter 2, an in-situ approach is proposed for real-time estimation and con-
trol of both the transient and the steady-state wafer temperature during the baking
steps in the lithography process. Based on the detailed thermal model of baking
process and the real-time measurement of bake-plate temperature, the average air-
gap thickness between the bake-plate and wafer in each of the heating zones can
be estimated. Consequently, the in-situ wafer temperature can be calculated and
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controlled to minimize the temperature non-uniformity using a PI controller. With
the proposed approach, the wafer spatial temperature uniformity during the entire
thermal cycle achieved an improvement of more than 80% when compared to the
existing methods.
In Chapter 3, a new design of integrated bake/chill thermal processing module
is developed to achieve spatial temperature uniformity of a silicon wafer throughout
the entire processing temperature cycle in lithography. A set of TEDs is employed
to provide spatial and temporal temperature uniformity control in the process. The
wafer sits on an array of proximity pins above the TEDs, and RTD sensors can
be embedded into the proximity pins to provide in-situ temperature measurement.
The wafer temperature non-uniformity in the process is minimized by adopting the
new proposed model-based feedback control algorithm. Experimental results show
that the temperature difference between the feedback points can be less than 0.1◦C
in the whole PEB process, and the spatial wafer temperature non-uniformity can be
well-controlled to within ±0.3◦C and ±0.1◦C during the transient and steady-state
period of thermal cycle respectively.
In Chapter 4, the effect of beam size on the scatterometer CD measurement
result is investigated. The beam sizes are measured using the new proposed direct
beam size measurement method in a spectroscopic ellipsometry setup, in which the
change of the reflected light when incident light illuminates the moving sample’s
edge is recorded. This recorded signal can be isolated into boundary diffraction
and knife edge wave effects using nonlinear fitting algorithm, and the stronger
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knife edge component provides an accurate measurement of the beam size. Based
on the measured beam size value, numerical ray path analysis is done to analyze
the optical path length of the light. The analysis shows that both the average
optical path lengths and the optical path length differences are sensitive to the
focus beam size. Experimental results also show that different beam sizes lead to
different ellipsometric measurement results for both uniform film and patterned
wafer.
5.2 Future Work
Since scatterometry is one of the few metrologies that have true in-situ potential
for deep sub-micron CD and profile analysis, it can be treated as an effective sensor
to monitor the formation of latent image for chemically amplified resists in PEB
process. One possible future work is to integrate the thermal processing system and
the scatterometer to form a real-time CD control system in PEB process as shown
in Figure 5.1. In the system, the scatterometric sensor can be used to monitor the
latent image formation in PEB process. With the measured information, an inverse
model can be used to determine the optimal PEB temperature reference. The in-
situ PEB temperature reference can then be the new setpoint for the thermal
processing module.
To fulfill the CD control system, an inverse model of the system has to be













Figure 5.1. Schematic diagram of the CD control strategy.
reference from the measured scattered light. It will comprise signature library and














Figure 5.2. Diagram of the inverse model.
In the inverse model, the features of potential latent image is firstly recon-
structed from the scattered data using the library-based method as shown in Fig-
ure 5.3 [82]. With this method, the measured data is compared with the reference
data in signature library (which is derived from the Maxwell equations using rig-
orous coupled-wave analysis (RCWA) [42]), and the closest match is then reported
as the potential CD value. Next, the measured potential CD will be compared
with the desired CD value and their difference is referenced to the PEB parame-
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ters model, as shown in Figure 5.2, to determine the optimum PEB temperature
reference.
Wavelength
Figure 5.3. Library-based method for inverse problem.
With our designed thermal processing system, the wafer temperature can follow
the reference rigorously in the entire process. Using the multi-zone bake plate
design, we can even control the wafer temperature at different position to follow
different reference to achieve uniform CD across the wafer.
The diagram of a multi-zone CD control system is shown in Figure 5.4. In
the multi-zone system, the in-situ spectral detectors will update the potential CD
values for different control zones, and the controller will thus be able to calculate
the new desired wafer temperature reference for each of the control zones. The
thermal processing system will consequently tune the thermal power to achieve
temperature reference values. Using this method, the PEB temperature reference
can be adjusted on-line so that the process error occurred in the previous steps of
lithography can be compensated and the final CD uniformity can be guaranteed.
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Figure 5.4. Schematic diagram of a 2-zone system.
It has been verified in Chapter 4 that the difference in ellipsometer beam size
will lead to different ellipsometry measurement result. Another possible future
work is to quantify the optimal focus beam size value for CD profile measurement.
Based on the standard AFM CD profile measurement, it is possible to extract the
best matched CD profile with different beam size values in ellipsometer measure-
ment. The optimal focus beam size value can thus be determined.
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Appendix A1: Derivation of
State-space Model of the System





, 1 ≤ i ≤ N − 1
1
hwAws(N)








































In the state-space model, we can get
Fww(i, i) = − 1
Cw(i)Rw(i)
, 1 ≤ i ≤ N
Fww(i, i+ 1) =
1
Cw(i)rw(i)
, 1 ≤ i ≤ N − 1
Fww(i, i− 1) = 1
Cw(i)rw(i−1)




, 1 ≤ i ≤ N (A.6)





, 1 ≤ i ≤ N − 1
1
hagAags(N)

















































The state-space model matrix can be calculate as
Fagag(i, i) = − 1
Cag(i)Rag(i)
, 1 ≤ i ≤ N
Fagag(i, i+ 1) =
1
Cag(i)rag(i)
, 1 ≤ i ≤ N − 1
Fagag(i, i− 1) = 1
Cag(i)rag(i−1)












, 1 ≤ i ≤ N (A.12)









, 1 ≤ i ≤ N − 1
1
hpAps(N)














































The state-space model matrix can be calculate as
Fpp(i, i) = − 1
Cp(i)Rp(i)




, 1 ≤ i ≤ N − 1
Fpap(i, i− 1) = 1
Cp(i)rip(i)








, 1 ≤ i ≤ N (A.19)



































The state-space model matrix can be calculate as
Fapap(i, i) = − 1
Cap(i)Rap(i)




, 1 ≤ i ≤ N − 1
Fapp(i, i+ 1) =
1
Cap(i)rip(i+1)




, 1 ≤ i ≤ N − 1 (A.23)







































The state-space model matrix can be calculate as
Fcc(i, i) = − 1
Cc(i)Rc(i)








, 1 ≤ i ≤ N (A.29)




























The state-space model matrix can be calculate as
Fhh(i, i) = − 1
Ch(i)Rh(i)








In the system, the wafer is descritized as shown in Figure 3.4. Constrained by the
TED’s length, we have ∆x = ∆y = 13.2mm. To get the internal heat transfer
equation of wafer, we need to calculate the area, centroid location of the squares.
For the regular squares, we have the area of the square is
A(i,j) = ∆x∆y (A.35)
and the centroid of the square is
Cx(i,j) = (i− 1
2
)∆x,Cy(i,j) = (j − 1
2
)∆y (A.36)
















R2 − (i4x)2 − (i− 1)
√







− arcsin (i− 1)4x
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R2 − (i− 1)24x2 − (j − 1)(i− 1)4y4x
(A.38)
Since the wafer is symmetric, and 4x = 4y , we can get the area of squares
with i > j from A(i,j) = A(j,i).











[(R2 − (i− 1)24x2) 32 − (R2 − i24x2) 32 ]− 1
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[(i− 1)2(j − 1)4y4x2 − (j − 1)4y(R2 − (j − 1)24y2)]
(A.40)











[(R2 − (j − 1)24y2)4x− 1
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[(R2 − (j − 1)24y2) 32 + 1
6
(i− 1)34x3 − 1
2
(R2 − (j − 1)24y2)(i− 1)4x
(A.42)
For square (7,16), (9,15), (10,14) and (12,13)
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Since the circle is symmetric, and 4x = 4y, we have Cx(i,j) = Cy(j,i), Cy(i,j) =
Cx(j,i) . So we can easily get Cx(i,j) and Cy(i,j) of the squares with i > j.
To get the heat transfer equation inside the wafer, we also need to calculate
the contact area of adjacent squares. Firstly, we will calculate the length of the
contact area. For the regular inner squares, we have
lup = ldown = 4x, lleft = lright = 4y (A.44)
For the marginal irregular squares with i < j, we have
llefti,j =
√
R2 − [(i− 1)4x]2 − (j − 1)4y, if llefti,j > 4y −→ llefti,j = 4y
lrighti,j =
√
R2 − (i4x)2 − (j − 1)4y, if lrighti,j < 0 −→ lrighti,j = 0
ldowni,j =
√
R2 − [(j − 1)4y]2 − (i− 1)4x, if ldowni,j > 4x −→ ldowni,j = 4x
lupi,j =
√
R2 − (j4y)2 − (i− 1)4x, if lupi,j < 0 −→ lupi,j = 0
(A.45)






j,i . So we can easily get lup, ldown, lleft, lright
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